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Abstract — We present recent advances made towards the 
realization of hole and electron spin quantum bits (qubits) 
localized within Si Quantum Dots (QDs). These devices, operated 
at cryogenic temperatures, can be defined by slightly modifying 
an SOI NanoWire FET fabrication flow, and are thus 
particularly relevant in the perspective of large-scale co-
integration of qubits and their cryogenic control electronics.   
I. INTRODUCTION  
By leveraging the phenomena of quantum superposition 
and entanglement, some specifically designed quantum 
algorithms [1] can achieve polynomial to exponential speed up 
when compared to their best classical counterparts, thus 
holding great promise for a variety of applications such as 
secure data exchange, database search, machine learning, and 
simulation of quantum processes. Quantum computers are 
envisioned as hybrid devices [2] where quantum cores operate 
in conjunction with classical circuitry, part of which is 
dedicated to programming, control and post-processing 
functions. While the engineering challenges span across 
various fields such as physics, electronics, computer science 
and computer engineering [3], we focus in the following on 
the matter of integrating qubits with long coherence times and 
high-fidelity operations. A common graphical representation 
of a qubit state space, the Bloch sphere, is shown Fig.1.  
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Fig. 1. Bloch sphere representation of the quantum state space. A 
qubit state can be described by a linear combination of eigenstates, 
e.g. “spin-up” and “spin-down”. 
 
Whereas a classical bit could only be represented by a 
vector pointing to either the North or the South Pole, a qubit 
may exist in a superposition of |0⟩ and |1⟩ and thus point to 
anywhere on the unit sphere. Furthermore, a state of N 
entangled qubits is expressed as a superposition of all N-tuples 
of the two basis-states, and is hence characterized by 2N 
complex coefficients corresponding to their normalized 
probabilities.  
The first of DiVincenzo’s criteria [4] for a physical 
implementation of a quantum computer is the ability to define 
such two-level quantum-mechanical systems, and several 
candidates have emerged in the past decades. Roughly 
speaking, they can be divided into two main types. On one 
hand, systems in which the information is stored in the internal 
degree of freedom of the atom. Since those can be very well 
isolated, they tend to feature long relaxation and decoherence 
times, but are rather difficult to manipulate beyond the MHz. 
Furthermore, another issue is the difficulty of experimentally 
demonstrating their scalability. On the other hand, solid-state 
qubits which can be controlled electrically are generally 
thought to be more scalable and their manipulation can be 
performed at the GHz timescale, though it comes at the cost of 
shorter decoherence times. Among the latter, superconducting 
qubits have been historically leading the race in the 
implementation of quantum logic. These are however 
macroscopic objects and as such prone to coupling to probes 
and environment. Spin qubits, in which the quantum 
information is encoded in the spin degree of freedom of one 
[5] or several [6],[7] charged particles, offer a good 
compromise as they are microscopic objects and thus in 
principle more protected from external excitations.  
II. SI-BASED SPIN QUBITS 
Silicon spin qubits in particular have recently emerged as a 
promising option, first due to the recent observation of long 
coherence times and high fidelity [8]-[10], and second thanks 
to their compatibility with state-of-the-art technologies 
perfected over several decades by the IC manufacturing 
industry.  
Regarding the first point, the latest notable achievements 
are the demonstration of single qubit Gates with >99% fidelity 
[10],[11], and the implementation of quantum algorithms on a 
two-qubit processor [12]. Fig. 2 shows the evolution of a 
figure of merit sometimes called “Q-factor” for experimental 
realizations in the relatively recent area of Si spin qubits. This 
quantity is related to how many operations can be performed 
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on the qubit (e.g. a  rotation of the spin) before an error 
occurs (e.g. spin dephasing). One factor limiting the coherence 
of spin qubits is the possible interaction with nuclear spins in 
the host crystal. An advantage of Si versus other 
semiconductors (in particular III-V) is that 29Si, its only stable 
isotope with non-zero nuclear spin, has a naturally low 
abundance (~4.7%). Yet notably, most of the best performing 
qubits on Fig.2 were fabricated on isotopically pure 28Si.  
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Fig. 2. Figure adapted from [16], showing the number of operations 
per error for various implementations of superconducting qubits vs. 
publication year. The added star symbols represent recent 
demonstrations of Si spin qubits. The figure of merit was estimated as 
the dephasing time T2* divided by the time needed to induce a -
rotation of the spin (cf. angle  on the Bloch sphere Fig.1). 
 
The second point represents a key asset in the perspective 
of defining a very large number of identical objects, as well as 
for seamlessly co-integrating qubits with the classical 
electronics aimed at controlling and measuring them. In this 
context, single hole and electron spin qubits were recently 
implemented [17]-[19] on devices extremely similar to 
nanowire transistors realized on an SOI CMOS technology 
platform.  
 A popular way of isolating charges starts with forming a 
junction between two semiconductors of different bandgaps, 
such as Si and SiGe, hence forming a 2-Dimensional Electron 
Gas (2DEG) at the interface. Lateral confinement is then 
obtained by using several depletion Gates to tailor the 
potential into a Quantum Dot. The main advantages of this 
approach are the high quality of the confinement interface and 
a high degree of tunability. However, using many Gates for 
defining a single QD may get in the way of scaling up. 
 A more compact approach consists in using accumulation 
field-effect Gates to define the confinement potential under 
e.g. a Si/SiO2 interface. Lateral definition can be assisted by 
patterning the Si active area (mesa or Shallow Trench 
Isolation). Carrier reservoirs are more or less remotely formed 
by ion implantation and coupled to the QDs. In [17]-[18], the 
fabrication only differs from a standard CMOS process flow 
by the deposition of larger SiN spacers with respect to the case 
of classical devices (typically 30nm vs. ~10nm). They are 
designed to protect the intrinsic Si film from self-aligned ion 
implantation, thus preserving the tunnel barriers coupling 
adjacent QDs and separating them from the leads. It is then 
straightforward to duplicate this structure with dense Gate 
pitch (≤ 80nm) along a silicon mesa to achieve a linear array 
of quantum dots [20], as shown on Fig. 3 (a).  
 Applying a Gate potential on a standard FET biased at 
large VDS and operating at 300K induces a continuous flow of 
carriers from Source to Drain (Fig. 3 (b)). At very low 
temperatures (typically ~1K and below), adjusting the gate 
voltage allows controlling the number of charges confined in 
the QD (Coulomb blockade), hence enabling in principle to 
isolate a single electron or a single hole between the tunnel 
junctions (Fig. 3 (c)).  
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Fig. 3. (a) Scanning Electron Microscope (SEM) image of multiple 
quantum dots duplicated in series along a silicon nanowire. 
Schematic representations and energy profiles along (b) the channel 
of a silicon on insulator (SOI) FET operated at room temperature and 
(c) a Single Electron Transistor (SET) at cryogenic temperature.  
 
 
The degeneracy between the spin states (spin-down |↓⟩ or 
spin-up |↑⟩) can then be lifted by applying a static magnetic 
field B, and the isolated particle can be used to encode a qubit. 
The separation (Zeeman) energy is EZ=|g|.µB.B, where g is a 
dimensionless quantity related to the gyromagnetic ratio of the 
particle, and µB is the Bohr magneton. Assuming a cryostat 
temperature on the order of ~100mK, the energy difference 
that can be resolved is of the order of 10µeV (implying B ~ 
0.1T). Spin transitions may occur if an electromagnetic 
excitation of energy h. matching EZ is provided to the 
system. Considering the above, it follows that the frequency of 
the control signal is typically a few GHz.  
III. ELECTRICAL CONTROL OF THE QUBIT 
A. ESR and EDSR 
 A first way of driving coherent rotation of a spin is 
through Electron Spin Resonance, or ESR (Fig. 4). 
Experimentally, one can deposit in close proximity of the 
device a microstrip line that is used to flow a large AC current 
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and generate an oscillating magnetic field resonant with the 
spin transition frequency [8],[9]. Coupling the spin to an RF 
magnetic field seems like the most straightforward method, 
although the excitation is hardly applied locally. This can be a 
drawback for maximizing the manipulation speed, which 
depends on the coupling strength.  
 A second mechanism is the Electric Dipole Spin 
Resonance (EDSR). In this case, the spin rotation is induced 
by an oscillating electric field, which can be provided by a 
field-effect Gate placed directly above the QD. If the 
properties of the system are such that Spin-Orbit Coupling 
(SOC) is significant, the orbital motion caused by an RF E-
Field alone can drive spin rotations. Otherwise, a possible 
approach consists in embedding a micro-magnet as an 
auxiliary in the vicinity of the device, causing the particle 
traveling back and forth to perceive an oscillating B-field [10]-
[14],[21]. Although efficient for fast manipulation of a few 
qubits, this technique may become problematic for the design 
and integration of large-scale qubit arrays.  
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Fig. 4. (Top left) Principle of Zeeman splitting between |↓⟩ and |↑⟩, 
resonant transitions and spin resonance signature. (Top right) B-field-
mediated ESR. (Bottom) E-field-mediated EDSR, either relying on 
intrinsic Spin-Orbit Coupling (SOC), or using a micro-magnet as an 
auxiliary. 
 
B. Hole spin qubits 
Luckily, SOC is relatively strong for holes in silicon and 
allows for more straightforward EDSR manipulations [22]. 
Typical results [17],[18] are presented on Fig. 5. The device is 
essentially a two-Gate pFET with wide spacers covering the 
inter-Gate separation and protecting it from self-aligned 
doping. Gate 1 defines the target qubit, Gate 2 is used to 
localize a particle with a spin initialized to a reference state, 
acting as a filter. Following Pauli’s Spin Blockade (PSB), a 
charge confined under Gate 1 may only travel to the Drain via 
the QD under Gate 2 if the spins in each QD are antiparallel. 
A control burst is applied on Gate 1 at the resonant frequency 
of the target qubit. As the burst duration is varied, the 
probability of flipping the hole spin confined in the QD 
oscillates (Fig. 5(b) and (c)), with observed Rabi frequency up 
to 80 MHz (T= 6.25ns). A Ramsey pulse sequence (Fig. 5 
(d)) leads to extracting a dephasing time T2* of 270 ns, hence a 
Q-factor of 43. Charge noise is believed to be the dominant 
factor limiting decoherence in this case, pointing to a trade-off 
between manipulation speed and longevity. 
  
50nm
 
 
Fig. 5. (a) Top view Scanning Electron Microscope (SEM) image of 
the device, and schematics showing the connection to the 
experimental setup. (b) Rabi oscillations for a single hole spin (base 
temperature T=10mK). (c) Typical chevron pattern obtained when 
varying the excitation burst frequency and duration. (d) Dephasing 
measurement using Ramsey pulse sequence varying the free 
evolution time 

C. Electron spin qubits 
In contrast with holes, the SOC is intrinsically quite weak 
for electrons in silicon. As a result, Si electron spin qubits 
were so far manipulated either by resorting to integrating ESR 
microstrips or magnets.  
It was recently demonstrated experimentally that a slight 
difference in g-factors between two Si QDs with tunable 
exchange could be leveraged to drive resonant oscillations 
(fRabi ~ 0.2MHz) between the |↑↓⟩ and |↓↑⟩ states of a two-
electron system using all-electrical control pulses [23].  
In single-electron systems, it was shown that thanks to a 
combination of the multi-valley structure of silicon together 
with some specific device geometries resulting in broken 
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symmetries of the electron wavefunction, non-negligible 
coupling terms of inter-valley SOC could emerge [24]. In fact, 
devices with Gates wrapping over mesa-defined Si NanoWires 
lead to a “corner dot” confinement [25] (Fig. 6), and therefore 
fall into this category. When the valley splitting between low-
lying v1 and v2 is close to the Zeeman splitting EZ, mixing 
between the coupled |v1, ↑⟩ and |v2, ↓⟩ states occurs, giving 
access to spin control via inter-valley transitions. This 
mechanism enabled the first experimental measurement of E-
field electron spin manipulation in silicon without micro-
magnet [19].  
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Fig. 6. (a) SEM image after gate patterning and measurement setup 
description. (b) Schematic view of the partially wrapping gates. (c) 
Cross-section along a gate showing the location of the asymmetrical 
electron wavefunction in the corner of the nanowire. (d) Diagram of 
the expected EDSR transition as a function of magnetic field, taking 
into account the inter-valley SOC. (e) EDSR signal measurement 
(T=15mK), showing spin transitions as a function of magnetic field 
and microwave frequency. 

Furthermore, the fact that these devices are fabricated on 
SOI substrates offer the possibility of using the back-Gate in 
order to tune the valley splitting via vertical (de-)confinement. 
At fixed Zeeman energy, this implies the ability to travel 
adiabatically between two regimes for which the low-lying 
states are either |v1, ↓⟩ and |v1, ↑⟩ (spin qubit), or |v1, ↓⟩ and 
|v2, ↓⟩ (valley qubit), using only VBG [26],[27]. The first one is 
stable but hardly addressable, the second one has a short 
coherence time but enables fast E-field manipulation. This 
scheme may hence be helpful towards optimizing the Q-factor 
trade-off.  
IV. TUNABLE COUPLING AND READOUT  
While easy to implement and useful for proof-of-concept 
qubit demonstrations, the transport-based spin readout 
technique discussed shown in the previous section presents 
significant limitations: 1) it does not allow single-shot readout, 
i.e. the ability to perform individual spin measurements; 2) it 
is not scalable. In this section, we discuss an alternative two-
gate geometry for which both of these limitations could be 
overcome.  
 
A. Tunable coupling 
Fig. 6 having introduced “corner dot” confinement, for 
large enough channel widths and fully overlapping Gates, two 
pronounced potential minima develop at the upper nanowire 
corners leading to a pair of clearly distinct QDs. These QDs 
can be controlled independently by splitting the Gate over the 
NW, resulting in the so-called “face-to-face” geometry. Once 
again, the SOI back-Gate can be used to tune the position of 
the electron confinement potential. Experimental evidence of 
adjustable capacitive coupling between two corner dots using 
the back-Gate is provided in [20]. Fig. 7 below shows 
numerical calculations carried out for a split-gate device with 
comparable geometrical parameters, showing the tunability of 
inter-dot tunnel coupling by Vbg. This feature is essential for 
the realization of two-qubit Gates, but also in certain readout 
schemes.  
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Fig. 7. (Top left) Structure and dimensions of the n-type face-to-face 
device with undoped channel. (Right) A two-band k.p model 
accounting for valley-orbit coupling was used to calculate single-
electron states. The Configuration Interaction (CI) method was then 
used to calculate the two-electron states. The wave function squared 
of the corner states at VG1=VG2=0.2V, and respectively VBG=-10V, 
0V and +5V are shown. (Bottom left) Tunnel coupling t extracted 
versus VBG from the anticrossing between the lowest single-electron 
states.  

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B. Single-shot readout 
The DC transport-based Pauli Spin Blockade readout 
scheme shown in section III needs to be re-initialized and 
repeated as fast and for as many times as it takes to obtain a 
measurable current. This, of course, is quite incompatible with 
both the notion of large-scale computing and any expected 
“quantum speedup”. Provided that it is mapped to a spin 
event, a single charge event should be sensed practically as it 
occurs, and if possible without losing the particle carrying the 
quantum information. 
Coupling the QD to a charge detector, e.g. a Single Electron 
Transistor (SET) or Quantum Point Contact (QPC) device 
enables to indirectly monitor spin-dependent transport by 
choosing an appropriate read point and monitoring the time-
evolution of the channel impedance (Fig. 8). This was done by 
ISET current measurement in [28], enabling to extract spin 
relaxation times in a corner dot of a “face-to-face” device. 
Notably, the ability to tune the cross-capacitance CCROSS by 
using the SOI back-Gate can lead to improving the 
measurement speed/fidelity trade-off.  
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Fig. 8. Principle of single-shot detection through a coupled charge 
detector. (Top) In the same way that a charge coupled to the channel 
would shift the transfer characteristics of a MOSFET by DVth, a 
single charge event occurring near an SET causes a shift of the 
Coulomb peaks proportional to the cross-capacitance CCROSS. 
(Bottom left) Charge detector coupled to a Quantum Dot. The spin-
charge conversion mechanism is energy-selective readout [29], i.e. 
charge movement may occur for the excited spin state |E⟩, but not for 
the ground state |G⟩. Observing the current trace through the SET 
detector determines the spin state of the qubit in QD1.  
 
Alternatively, the impedance shift can be observed by RF 
reflectometry. In principle, it consists in connecting an LC 
tank circuit to the impedance to be probed, and analyzing the 
amplitude and/or phase of the reflected signal. The LC 
resonator may be connected directly to the dot-defining Gate 
[30]-[32]. In the face-to-face geometry, this technique can be 
used to sense the spin-dependent quantum capacitance 
between the two coupled corner QDs. One can then imagine 
having the actual qubit on one side, and on the other side a 
“helper dot” initialized in the reference spin state, connected 
to the reflectometry setup for parallelism measurements (Fig. 
9). Since coupling to the reservoirs near each QD is no longer 
necessary, this elementary tile can be extended into a linear 
array of QDs [20],[33]. 
 
 
??
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Fig. 9. Principle of the RF Gate reflectometry measurement setup 
applied to a face-to-face device, enabling scalable, fast single-shot 
readout of the spin qubit state under G1. Operations are performed on 
the target dot while the reference dot is kept in its initial known state. 
Owing to PSB, tunnel coupling between the (1,1) and (0,2) charge 
states and the measurement of the associated quantum capacitance is 
only possible if the two-electron system is in the singlet 
configuration. Thus, information on the target spin can be sensed by 
reflectometry. 
V. CONCLUSION AND PERSPECTIVES 
Among all possible implementations of quantum bits, 
spins in Si offer an interesting trade-off between fast 
manipulation and stability. Within this rapidly growing field, 
each existing embodiment of the elementary building block 
comes with its own balancing of some qualities which are all 
desirable for a scalable quantum computer; i.e. fidelity, 
tunability, compactness, addressability, and compatibility with 
classical control electronics. We shed light on SOI devices 
which were obtained by a relatively straightforward adaptation 
of a NanoWire FET process flow. Their characteristics and 
geometry allow investigating various manipulation and 
readout schemes for electron and hole spin qubits, some of 
which enabled or enhanced by the additional lever that is the 
back-Gate. In the context of cryo-CMOS for control 
electronics [34], this technology platform also displays a 
strong potential stemming from the back-biasing functionality. 
Power dissipation close to the qubits being a major challenge, 
it puts high performance, low VDD operation back within reach 
despite the conjunction of steepening subthreshold slope and 
rising threshold voltages at low temperature [35]. Building 
from this starting ground, future efforts may be directed 
towards developing architectures with increased connectivity, 
compatible with the implementation of Quantum Error 
Correction (QEC) codes for large-scale fault-tolerant 
computing.  
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